MAX6602UE9A+T【PDF 9/18 页】IC TEMP MONITOR 5CH 16-TSSOP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录43

5页 6页 7页 8页 [9页]10页 11页 12页 13页

Alarm Threshold Registers

There are seven alarm threshold registers that store

overtemperature ALERT and OVERT threshold values.

Five of these registers are dedicated to store one local

alert temperature threshold limit and four remote alert

temperature threshold limits (see the ALERT Interrupt

Mode section). The remaining two registers are dedi-

cated to remote channels 1 and 4 to store overtemper-

ature threshold limits (see the OVERT Overtemperature

Alarm section). Access to these registers is provided

through the SMBus interface.

ALERT Interrupt Mode

An ALERT interrupt occurs when the internal or external

temperature reading exceeds a high-temperature limit

(user programmable). The ALERT interrupt output signal

can be cleared by reading the status register(s) associ-

ated with the fault(s) or by successfully responding to an

alert response address transmission by the master. In

both cases, the alert is cleared but is reasserted at the

end of the next conversion if the fault condition still

exists. The interrupt does not halt automatic conversions.

The ALERT output is open drain so that multiple devices

can share a common interrupt line. All ALERT interrupts

can be masked using the configuration 3 register. The

POR state of these registers is shown in Table 1.

Five-Channel Precision Temperature Monitor

_______________________________________________________________________________________ 9

SMBCLK

A = START CONDITION

B = MSB OF ADDRESS CLOCKED INTO SLAVE

C = LSB OF ADDRESS CLOCKED INTO SLAVE

D = R/W BIT CLOCKED INTO SLAVE

E F

SMBDATA

SU:STA

HD:STA

LOW

HIGH

SU:DAT

SU:STO

BUF

E = SLAVE PULLS SMBDATA LINE LOW

F = ACKNOWLEDGE BIT CLOCKED INTO MASTER

G = MSB OF DATA CLOCKED INTO SLAVE

H = LSB OF DATA CLOCKED INTO SLAVE

I = MASTER PULLS DATA LINE LOW

J = ACKNOWLEDGE CLOCKED INTO SLAVE

K = ACKNOWLEDGE CLOCK PULSE

L = STOP CONDITION

M = NEW START CONDITION

Figure 3. SMBus Write Timing Diagram

SMBCLK

E F

I J K

SMBDATA

SU:STA

HD:STA

LOW

HIGH

SU:DAT

HD:DAT

SU:STO

BUF

A = START CONDITION

B = MSB OF ADDRESS CLOCKED INTO SLAVE

C = LSB OF ADDRESS CLOCKED INTO SLAVE

D = R/W BIT CLOCKED INTO SLAVE

E = SLAVE PULLS SMBDATA LINE LOW

F = ACKNOWLEDGE BIT CLOCKED INTO MASTER

G = MSB OF DATA CLOCKED INTO MASTER

H = LSB OF DATA CLOCKED INTO MASTER

I = MASTER PULLS DATA LINE LOW

J = ACKNOWLEDGE CLOCKED INTO SLAVE

K = ACKNOWLEDGE CLOCK PULSE

L = STOP CONDITION

M = NEW START CONDITION

Figure 4. SMBus Read Timing Diagram

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式